Jump to content

User:Vivrax/Xeon Phi

From Wikipedia, the free encyclopedia
Not to be confused with the ATI Xenos, or Xenon.
The Tianhe-2 supercomputer uses Xeon Phi processors.

Xeon Phi was a series of manycore processors designed and manufactured by Intel. It intended use was in supercomputers, servers, as well as in high-end workstations. Its architecture allows use of standard programming languages and application programming interfaces (APIs) such as OpenMP.[1][2] Since it was originally based on an earlier GPU design by Intel, it shares application areas with GPUs.[3] Initially exclusively in the form of PCIe-based add-on cards based on the Intel MIC ISA, the second generation has been offered both in PCIe and standalone processor packages.[4] The Xeon Phi product line directly competed with Nvidia's Tesla and AMD Radeon Instinct lines of deep learning and GPGPU cards, until its discontinuance in 2020.

From June 2013 to November 2015, the Tianhe-2 supercomputer at the National Supercomputer Center in Guangzhou was the world's fastest supercomputer. Until its upgrade in 2017, it used Intel Xeon Phi 31S1P coprocessors to achieve 33.86 PFLOPS.[5] As of November 2019, the fastest supercomputer utilizing Xeon Phi is Trinity with 20.16 PFLOPS and using Xeon Phi 7250 processors, placing 7th at TOP500.[6]

History

[edit]
Code Name Technology Comments
Knights Ferry 45 nm offered as PCIe card; derived from Larrabee project
Knights Corner 22 nm derived from P54C; vector processing unit; first device to be announced as Xeon Phi
Knights Landing 14 nm derived from Silvermont/Airmont (Intel Atom);[7] AVX-512
Knights Mill 14 nm nearly identical to Knights Landing but optimized for deep learning
Knights Hill 10 nm cancelled

Background

[edit]

The Larrabee microarchitecture (in development since 2006) introduced very wide (512-bit) SIMD units to a x86 architecture based processor design, extended to a cache-coherent multiprocessor system connected via a ring bus to memory; each core was capable of four-way multithreading. Due to the design being intended for GPU as well as general purpose computing, the Larrabee chips also included specialised hardware for texture sampling.[8][9] The project to produce a retail GPU product directly from the Larrabee research project was terminated in May 2010.

Another contemporary Intel research project implementing x86 architecture on a many-multicore processor was the 'Single-chip Cloud Computer' (prototype introduced 2009), a design mimicking a cloud computing computer datacentre on a single chip with multiple independent cores: the prototype design included 48 cores per chip with hardware support for selective frequency and voltage control of cores to maximize energy efficiency, and incorporated a mesh network for inter-chip messaging. The design lacked cache-coherent cores and focused on principles that would allow the design to scale to many more cores.[10]

The Teraflops Research Chip (prototype unveiled 2006) is an experimental 80-core chip with two floating point units per core, implementing a 96-bit VLIW architecture instead of the x86 architecture.[11] The project investigated intercore communication methods, per-chip power management, and achieved 1.01 TFLOPS at 3.16 GHz consuming 62 W of power.[12]

Knights Ferry

[edit]
Xeon Phi Knight Ferry

Intel's Many Integrated Core (MIC) prototype board, named Knights Ferry, incorporating a processor codenamed Aubrey Isle was announced 31 May 2010. The product was stated to be a derivative of the Larrabee project and other Intel research including the Single-chip Cloud Computer.[13]

The development product was offered as a PCIe card with 32 in-order cores at up to 1.2 GHz with four threads per core, 2 GB GDDR5 memory,[14] and 8 MB coherent L2 cache (256 KB per core with 32 KB L1 cache), and a power requirement of ~300 W,[14] built at a 45 nm process. In the Aubrey Isle core a 1,024-bit ring bus (512-bit bi-directional) connects processors to main memory. Single board performance has exceeded 750 GFLOPS. The prototype boards only support single precision floating point instructions.

Initial developers included CERN, Korea Institute of Science and Technology Information (KISTI) and Leibniz Supercomputing Centre. Hardware vendors for prototype boards included IBM, SGI, HP, Dell and others.

Knights Corner

[edit]
Xeon Phi Knights Corner (KNC)
General information
Launched2011
Discontinued2015?
Performance
Max. CPU clock rate1.05 GHz to 1.33 GHz
Cache
L1 cache32 KB per core
L2 cache512 KB per core
Physical specifications
Transistors
Cores
  • 57-61
Socket
Products, models, variants
Brand name

The Knights Corner product line is made at a 22 nm process size, using Intel's Tri-gate technology with more than 50 cores per chip, and is Intel's first many-cores commercial product.

In June 2011, SGI announced a partnership with Intel to use the MIC architecture in its high performance computing products. In September 2011, it was announced that the Texas Advanced Computing Center (TACC) will use Knights Corner cards in their 10 petaFLOPS "Stampede" supercomputer, providing 8 petaFLOPS of compute power.[15] According to "Stampede: A Comprehensive Petascale Computing Environment" the "second generation Intel (Knights Landing) MICs will be added when they become available, increasing Stampede's aggregate peak performance to at least 15 PetaFLOPS."[16]

On 15 November 2011, Intel showed an early silicon version of a Knights Corner processor.

On 5 June 2012, Intel released open source software and documentation regarding Knights Corner.[17]

On 18 June 2012, Intel announced at the 2012 Hamburg International Supercomputing Conference that Xeon Phi will be the brand name used for all products based on their Many Integrated Core architecture. In June 2012, Cray announced it would be offering 22 nm 'Knight's Corner' chips (branded as 'Xeon Phi') as a co-processor in its 'Cascade' systems.

In June 2012, ScaleMP announced a virtualization update allowing Xeon Phi as a transparent processor extension, allowing legacy MMX/SSE code to run without code changes.[18] An important component of the Intel Xeon Phi coprocessor's core is its vector processing unit (VPU).[19] The VPU features a novel 512-bit SIMD instruction set, officially known as Intel Initial Many Core Instructions (Intel IMCI). Thus, the VPU can execute 16 single-precision (SP) or 8 double-precision (DP) operations per cycle. The VPU also supports Fused Multiply-Add (FMA) instructions and hence can execute 32 SP or 16 DP floating point operations per cycle. It also provides support for integers. The VPU also features an Extended Math Unit (EMU) that can execute operations such as reciprocal, square root, and logarithm, thereby allowing these operations to be executed in a vector fashion with high bandwidth. The EMU operates by calculating polynomial approximations of these functions.

On 12 November 2012, Intel announced two Xeon Phi coprocessor families using the 22 nm process size: the Xeon Phi 3100 and the Xeon Phi 5110P.[20] The Xeon Phi 3100 will be capable of more than 1 teraFLOPS of double precision floating point instructions with 240 GB/s memory bandwidth at 300 W.[20] The Xeon Phi 5110P will be capable of 1.01 teraFLOPS of double precision floating point instructions with 320 GB/s memory bandwidth at 225 W.[20] The Xeon Phi 7120P will be capable of 1.2 teraFLOPS of double precision floating point instructions with 352 GB/s memory bandwidth at 300 W.

Design and programming

[edit]

The cores of Knights Corner are based on a modified version of P54C design, used in the original Pentium. The basis of the Intel MIC architecture is to leverage x86 legacy by creating an x86-compatible multiprocessor architecture that can use existing parallelization software tools. Programming tools include OpenMP,[21] OpenCL, Cilk/Cilk Plus and specialised versions of Intel's Fortran, C++[22] and math libraries.[23]

Design elements inherited from the Larrabee project include x86 ISA, 4-way SMT per core, 512-bit SIMD units, 32 KB L1 instruction cache, 32 KB L1 data cache, coherent L2 cache (512 KB per core[24]), and ultra-wide ring bus connecting processors and memory.

The Knights Corner instruction set documentation is available from Intel.[25][26][27]

Models of Xeon Phi X100 Series

[edit]
Name Serial Code Cores
(Threads = 4x core)
 Clock (MHz) L2
Cache 		GDDR5 ECC Memory Peak DP
Compute
(GFLOPS) 		TDP
(W) 		Cooling
System 		Form Factor Released
Base Turbo Quantity Channels BW
GB/s
Xeon Phi 3110X[28] SE3110X 061 (244) 1053 - 30.5 MB 06 GB 12 240 1028 300 Bare board PCIe 2.0 x16 card November, 2012
08 GB 16 320
Xeon Phi 3120A[29] SC3120A 057 (228) 1100 - 28.5 MB 06 GB 12 240 1003 300 Fan/heatsink 17 June 2013
Xeon Phi 3120P [30] SC3120P 057 (228) 1100 - 28.5 MB 06 GB 12 240 1003 300 Passive heatsink 17 June 2013
Xeon Phi 31S1P[31] BC31S1P 057 (228) 1100 - 28.5 MB 08 GB 16 320 1003 270 Passive heatsink 17 June 2013
Xeon Phi 5110P[32] SC5110P 060 (240) 1053 - 30.0 MB 08 GB 16 320 1011 225 Passive heatsink 12 Nov 2012
Xeon Phi 5120D[33] SC5120D 060 (240) 1053 - 30.0 MB 08 GB 16 352 1011 245 Bare board SFF 230-pin card 17 June 2013
BC5120D
Xeon Phi SE10P[34] SE10P 061 (244) 1100 - 30.5 MB 08 GB 16 352 1074 300 Passive heatsink PCIe 2.0 x16 card 12 Nov. 2012
Xeon Phi SE10X[35] SE10X 061 (244) 1100 - 30.5 MB 08 GB 16 352 1074 300 Bare board 12 Nov. 2012
Xeon Phi 7110P[36] SC7110P 061 (244) 1100 1250 30.5 MB 16 GB 16 352 1220 300 Passive heatsink ???
Xeon Phi 7110X[37] SC7110X 061 (244) 1250 ??? 30.5 MB 16 GB 16 352 1220 300 Bare board ???
Xeon Phi 7120A[38] SC7120A 061 (244) 1238 1333 30.5 MB 16 GB 16 352 1208 300 Fan/heatsink 6 April 2014
Xeon Phi 7120D[39] SC7120D 061 (244) 1238 1333 30.5 MB 16 GB 16 352 1208 270 Bare board SFF 230-pin card March ??, 2014
Xeon Phi 7120P[40] SC7120P 061 (244) 1238 1333 30.5 MB 16 GB 16 352 1208 300 Passive heatsink PCIe 2.0 x16 card 17 June 2013
Xeon Phi 7120X[41] SC7120X 061 (244) 1238 1333 30.5 MB 16 GB 16 352 1208 300 Bare board 17 June 2013

Knights Landing

[edit]
Xeon Phi Knights Landing (KNL)
General information
Launched2013
Discontinued2017[42]
Performance
Max. CPU clock rate1.053 GHz to 1.7 GHz
Cache
L1 cache32 KB per core
L2 cache512 KB per core
Extensions
Physical specifications
Transistors
Cores
    • 57-61 (X100 Series)
    • 64-72 (x200 Series)
Sockets
Products, models, variants
Brand name

Code name for the second generation MIC architecture product from Intel.[16] Intel officially first revealed details of its second generation Intel Xeon Phi products on 17 June 2013.[43] Intel said that the next generation of Intel MIC Architecture-based products will be available in two forms, as a coprocessor or a host processor (CPU), and be manufactured using Intel's 14 nm process technology. Knights Landing products will include integrated on-package memory for significantly higher memory bandwidth.

Knights Landing contains up to 72 Airmont (Atom) cores with four threads per core, using LGA 3647 socket supporting up to 384 GB of "far" DDR4 2133 RAM and 8–16 GB of stacked "near" 3D MCDRAM, a version of the Hybrid Memory Cube. Each core has two 512-bit vector units and supports AVX-512 SIMD instructions, specifically the Intel AVX-512 Foundational Instructions (AVX-512F) with Intel AVX-512 Conflict Detection Instructions (AVX-512CD), Intel AVX-512 Exponential and Reciprocal Instructions (AVX-512ER), and Intel AVX-512 Prefetch Instructions (AVX-512PF). Support for IMCI has been removed in favor of AVX-512.[44]

The National Energy Research Scientific Computing Center announced that Phase 2 of its newest supercomputing system "Cori" would use Knights Landing Xeon Phi coprocessors.[45]

On 20 June 2016, Intel launched the Intel Xeon Phi product family x200 based on the Knights Landing architecture, stressing its applicability to not just traditional simulation workloads, but also to machine learning.[46] The model lineup announced at launch included only Xeon Phi of bootable form-factor, but two versions of it: standard processors and processors with integrated Intel Omni-Path architecture fabric. The latter is denoted by the suffix F in the model number. Integrated fabric is expected to provide better latency at a lower cost than discrete high-performance network cards.

On 14 November 2016, the 48th list of TOP500 contained 10 systems using Knights Landing platforms.[citation needed]

The PCIe based co-processor variant of Knight's Landing was never offered to the general market and was discontinued by August 2017. This included the 7220A, 7240P and 7220P coprocessor cards.

Intel announced they were discontinuing Knights Landing in summer 2018.[47]

Models

[edit]

All models can boost to their peak speeds, adding 200 MHz to their base frequency when running just one or two cores. When running from three to the maximum number of cores, the chips can only boost 100 MHz above the base frequency. All chips run high-AVX code at a frequency reduced by 200 MHz.[48]

Xeon Phi
7200 Series 		sSpec
Number 		Cores
(Threads) 		Clock (MHz) L2
Cache 		MCDRAM Memory DDR4 Memory Peak DP
Compute 		TDP
(W) 		Socket Release Date Part Number
Base Turbo Quantity BW Capacity BW
Xeon Phi 7210[49] SR2ME (B0) 64 (256) 1300 1500 32 MB 16 GB 400+ GB/s 384 GB 102.4 GB/s 2662
GFLOPS 		215 SVLCLGA3647 20 June, 2016 HJ8066702859300
SR2X4 (B0)
Xeon Phi 7210F[50] SR2X5 (B0) 230 HJ8066702975000
Xeon Phi 7230[51] SR2MF (B0) 215 HJ8066702859400
SR2X3 (B0)
Xeon Phi 7230F[52] SR2X2 (B0) 230 HJ8066702269002
Xeon Phi 7250[53] SR2MD (B0) 68 (272) 1400 1600 34 MB 3046
GFLOPS[54] 		215 HJ8066702859200
SR2X1 (B0)
Xeon Phi 7250F[55] SR2X0 (B0) 230 HJ8066702268900
Xeon Phi 7290[56] SR2WY (B0) 72 (288) 1500 1700 36 MB 3456
GFLOPS 		245 HJ8066702974700
Xeon Phi 7290F[57] SR2WZ (B0) 260 HJ8066702975200

Knights Hill

[edit]

Knights Hill was the codename for the third-generation MIC architecture, for which Intel announced the first details at SC14. It was to be manufactured in a 10 nm process.[58]

Knights Hill was expected to be used in the United States Department of Energy Aurora supercomputer, to be deployed at Argonne National Laboratory.[59][60] However, Aurora was delayed in favor of using an "advanced architecture" with a focus on machine learning.[61][62]

In 2017, Intel announced that Knights Hill had been canceled in favor of another architecture built from the ground up to enable Exascale computing in the future. This new architecture in now expected for 2020–2021.

Knights Mill

[edit]

Knights Mill is Intel's codename for a Xeon Phi product specialized in deep learning, initially released in December 2017. Nearly identical in specifications to Knights Landing, Knights Mill includes optimizations for better utilization of AVX-512 instructions and enables 4-way hyperthreading. Single-precision and variable-precision floating-point performance increased, at the expense of double-precision floating-point performance.

Models
Xeon Phi
72x5 Series 		sSpec number Cores
(Threads) 		Clock (MHz) L2
Cache 		MCDRAM Memory DDR4 Memory Peak DP
Compute 		TDP
(W) 		Socket Release Date Part number
Base Turbo Quantity BW Capacity BW
Xeon Phi 7235 SR3VF (A0) 64 (256) 1300 1400 32 MB 16 GB 400+ GB/s 384 GB 102.4 GB/s TBA 250 SVLCLGA3647 Q4 2017 HJ8068303823900
Xeon Phi 7285 SR3VE (A0) 68 (272) 1300 1400 34 MB 115.2 GB/s TBA 250 HJ8068303823800
Xeon Phi 7295 SR3VD (A0) 72 (288) 1500 1600 36 MB 115.2 GB/s TBA 320 HJ8068303823700

Programming

[edit]

An empirical performance and programmability study has been performed by researchers,[63] in which the authors claim that achieving high performance with Xeon Phi still needs help from programmers and that merely relying on compilers with traditional programming models is still far from reality. However, research in various domains, such as life sciences,[64] and deep learning[65] demonstrated that exploiting both the thread- and SIMD-parallelism of Xeon Phi achieves significant speed-ups.

Competitors

[edit]

See also

[edit]

References

[edit]
  1. ^ robert-reed (4 February 2013). "Best Known Methods for Using OpenMP on Intel Many Integrated Core (Intel MIC) Architecture". software.intel.com.
  2. ^ Jeffers, James; Reinders, James (1 March 2013). Intel Xeon Phi Coprocessor High Performance Programming. Morgan Kaufmann. ISBN 978-0124104143.
  3. ^ Mittal, Sparsh; Anand, Osho; Kumarr, Visnu P (May 2019). "A Survey on Evaluating and Optimizing Performance of Intel Xeon Phi".
  4. ^ Sodani, Avinash; et al. (2016). "Knights Landing: Second-Generation Intel Xeon Phi Product". IEEE Micro. 36 (2): 34–46. doi:10.1109/MM.2016.25.
  5. ^ "Tianhe-2A - TOP500 List". TOP500. 2019.{{cite web}}: CS1 maint: url-status (link)
  6. ^ "TOP500 List - November 2019". TOP500. 2019.{{cite web}}: CS1 maint: url-status (link)
  7. ^ Marc Sauter (20 June 2016). "Knights Landing: Intel veröffentlicht Xeon Phi mit bis zu 7 Teraflops - Golem.de". www.golem.de (in German).
  8. ^ Seiler, L.; Cavin, D.; Espasa, E.; Grochowski, T.; Juan, M.; Hanrahan, P.; Carmean, S.; Sprangle, A.; Forsyth, J.; Abrash, R.; Dubey, R.; Junkins, E.; Lake, T.; Sugerman, P. (August 2008). "Larrabee: A Many-Core x86 Architecture for Visual Computing" (PDF). ACM Transactions on Graphics. Proceedings of ACM SIGGRAPH 2008. 27 (3): 18:11. doi:10.1145/1360612.1360617. ISSN 0730-0301. Retrieved 2008-08-06.
  9. ^ Tom Forsyth, "SIMD Programming with Larrabee" (PDF), www.stanford.edu, Intel
  10. ^ "Intel Research : Single-Chip Cloud Computer", techresearch.intel.com, Intel
  11. ^ "Intel Details 80-Core Teraflops Research Chip - X-bit labs". xbitlabs.com. Archived from the original on 5 February 2015. Retrieved 27 August 2015.
  12. ^ "Intel's Teraflops Research Chip" (PDF), download.intel.com, Intel
  13. ^ "Intel News Release : Intel Unveils New Product Plans for High-Performance Computing", www.intel.com, Intel, 31 May 2010
  14. ^ a b Mike Giles (24 June 2010), "Runners and riders in GPU steeplechase" (PDF), people.maths.ox.ac.uk, pp. 8–10
  15. ^ ""Stampede's" Comprehensive Capabilities to Bolster U.S. Open Science Computational Resources", www.tacc.utexas.edu, Texas Advanced Computing Center, 22 September 2011
  16. ^ a b "Stampede: A Comprehensive Petascale Computing Environment" (PDF). IEEE Cluster 2011 Special Topic. Archived from the original (PDF) on 26 September 2012. Retrieved 16 November 2011.
  17. ^ James Reinders (5 June 2012), Knights Corner: Open source software stack, Intel
  18. ^ "ScaleMP vSMP Foundation to Support Intel Xeon Phi", www.ScaleMP.com, ScaleMP, 20 June 2012
  19. ^ George Chrysos (12 November 2012). "Intel Xeon Phi X100 Family Coprocessor - the Architecture". software.intel.com.
  20. ^ a b c IntelPR (12 November 2012). "Intel Delivers New Architecture for Discovery with Intel Xeon Phi Coprocessors". Intel. Retrieved 12 December 2012.
  21. ^ Barker, J; Bowden, J (2013). "Manycore Parallelism through OpenMP". OpenMP in the Era of Low Power Devices and Accelerators. IWOMP. Lecture Notes in Computer Science, vol 8122. Springer. doi:10.1007/978-3-642-40698-0_4.
  22. ^ Dokulil, Jiri; Bajrovic, Enes; Benkner, Siegfried; Pllana, Sabri; Sandrieser, Martin; Bachmayer, Beverly (23 November 2012), Efficient Hybrid Execution of C++ Applications using Intel Xeon Phi Coprocessor, arXiv:1211.5530, Bibcode:2012arXiv1211.5530D
  23. ^ "News Fact Sheet: Intel Many Integrated Core (Intel MIC) Architecture ISC'11 Demos and Performance Description" (PDF), newsroom.intel.com, Intel, 20 June 2011, archived from the original (PDF) on 24 March 2012
  24. ^ Tesla vs. Xeon Phi vs. Radeon. A Compiler Writer’s Perspective // The Portland Group (PGI), CUG 2013 Proceedings
  25. ^ "Intel Many Integrated Core Architecture (Intel MIC Architecture) - RESOURCES (including downloads)". Intel. Retrieved 6 January 2014.
  26. ^ "Intel Xeon Phi Coprocessor Instruction Set Architecture Reference Manual" (PDF). Intel. 7 September 2012. Retrieved 6 January 2014.
  27. ^ "Intel Developer Zone: Intel Xeon Phi Coprocessor". Intel. Retrieved 6 January 2014.
  28. ^ "Intel SE3110X Xeon Phi 3110X Knights Corner 6GB Coprocessor-No Cooling -SabrePC.com -SabrePC.com". www.sabrepc.com. Archived from the original on 22 February 2017. Retrieved 22 February 2017.
  29. ^ "Intel Xeon Phi Coprocessor 3120A (6GB, 1.100 GHz, 57 core) Product Specifications". Intel ARK (Product Specs). Retrieved 2017-02-22.
  30. ^ "Intel Xeon Phi Coprocessor 3120P (6GB, 1.100 GHz, 57 core) Product Specifications". Intel ARK (Product Specs). Retrieved 2017-02-22.
  31. ^ "Intel Xeon Phi 31S1P - BC31S1P". www.cpu-world.com. Retrieved 2017-02-22.
  32. ^ "Intel Xeon Phi Coprocessor 5110P (8GB, 1.053 GHz, 60 core) Product Specifications". Intel ARK (Product Specs). Retrieved 2017-02-22.
  33. ^ "Intel Xeon Phi Coprocessor 5120D (8GB, 1.053 GHz, 60 core) Product Specifications". Intel ARK (Product Specs). Retrieved 2017-02-22.
  34. ^ "Intel Xeon Phi SE10P". www.cpu-world.com. Retrieved 2017-02-22.
  35. ^ "Intel Xeon Phi SE10X". www.cpu-world.com. Retrieved 2017-02-22.
  36. ^ "Intel SC7110P Xeon Phi 7110P Knights Corner Coprocessor -SabrePC.com -SabrePC.com". www.sabrepc.com. Retrieved 2017-02-22.
  37. ^ "Intel SC7110X Xeon Phi 7110X Knights Corner Coprocessor -SabrePC.com -SabrePC.com". www.sabrepc.com. Retrieved 2017-02-22.
  38. ^ "Intel Xeon Phi Coprocessor 7120A (16GB, 1.238 GHz, 61 core) Product Specifications". Intel ARK (Product Specs). Retrieved 2017-02-22.
  39. ^ "Intel Xeon Phi Coprocessor 7120D (16GB, 1.238 GHz, 61 core) Product Specifications". Intel ARK (Product Specs). Retrieved 2017-02-22.
  40. ^ "Intel Xeon Phi Coprocessor 7120P (16GB, 1.238 GHz, 61 core) Product Specifications". Intel ARK (Product Specs). Retrieved 2017-02-22.
  41. ^ "Intel Xeon Phi Coprocessor 7120X (16GB, 1.238 GHz, 61 core) Product Specifications". Intel ARK (Product Specs). Retrieved 2017-02-22.
  42. ^ http://qdms.intel.com/dm/i.aspx/C6C2738B-469F-402B-8627-524D91E081B5/PCN115782-00.pdf
  43. ^ "Intel Powers the World's Fastest Supercomputer, Reveals New and Future High Performance Computing Technologies". Retrieved 21 June 2013.
  44. ^ James Reinders (23 July 2013), AVX-512 Instructions, Intel
  45. ^ "Cori". www.nersc.gov.
  46. ^ Pradeep Dubey (20 June 2016). "How Intel Xeon Phi Processors Benefit Machine Learning/Deep Learning Apps and Frameworks". software.intel.com.
  47. ^ "Product Change Notification 116378 - 00" (PDF). Intel.com. Retrieved 25 July 2018.
  48. ^ "Intel Xeon Phi processor: Your Path to Deeper Insight" (PDF). Intel.com. Retrieved 25 February 2017.
  49. ^ "Intel Xeon Phi Processor 7210 (16GB, 1.30 GHz, 64 core) Product Specifications". Intel ARK (Product Specs). Retrieved 2017-02-22.
  50. ^ "Intel Xeon Phi Processor 7210F (16GB, 1.30 GHz, 64 core) Product Specifications". Intel ARK (Product Specs). Retrieved 2017-02-22.
  51. ^ "Intel Xeon Phi Processor 7230 (16GB, 1.30 GHz, 64 core) Product Specifications". Intel ARK (Product Specs). Retrieved 2017-02-22.
  52. ^ "Intel Xeon Phi Processor 7230F (16GB, 1.30 GHz, 64 core) Product Specifications". Intel ARK (Product Specs). Retrieved 2017-02-22.
  53. ^ "Intel Xeon Phi Processor 7250 (16GB, 1.40 GHz, 68 core) Product Specifications". Intel ARK (Product Specs). Retrieved 2017-02-22.
  54. ^ "Intel Xeon Phi Processors". Intel. Retrieved 2017-02-25.
  55. ^ "Intel Xeon Phi Processor 7250F (16GB, 1.40 GHz, 68 core) Product Specifications". Intel ARK (Product Specs). Retrieved 2017-02-22.
  56. ^ "Intel Xeon Phi Processor 7290 (16GB, 1.50 GHz, 72 core) Product Specifications". Intel ARK (Product Specs). Retrieved 2017-02-22.
  57. ^ "Intel Xeon Phi Processor 7290F (16GB, 1.50 GHz, 72 core) Product Specifications". Intel ARK (Product Specs). Retrieved 2017-02-22.
  58. ^ Eric Gardner (25 November 2014), What public disclosures has Intel made about Knights Landing?, Intel Corporation
  59. ^ ALCF staff (9 April 2015), Introducing Aurora
  60. ^ ALCF staff (9 April 2015), Aurora
  61. ^ Hemsoth, Nicole (23 May 2017). "Some Surprises in the 2018 DoE Budget for Supercomputing". Next Platform. Retrieved 13 November 2017.
  62. ^ Brueckner, Rich (16 June 2017). "Is Aurora Morphing into an Exascale AI Supercomputer?". Inside HPC. Retrieved 13 November 2017.
  63. ^ Fang, Jianbin; Sips, Henk; Zhang, Lilun; Xu, Chuanfu; Yonggang, Che; Varbanescu, Ana Lucia (2014). "Test-Driving Intel Xeon Phi" (PDF). Archived from the original (PDF) on 11 November 2017. Retrieved 30 December 2013. {{cite journal}}: Cite journal requires |journal= (help); Unknown parameter |conference= ignored (help)
  64. ^ Memeti, Suejb; Pllana, Sabri; Benkner, Siegfried; Pllana, Sabri; Sandrieser, Martin; Bachmayer, Beverly (29 June 2015), Accelerating DNA Sequence Analysis using Intel Xeon Phi, arXiv:1506.08612, Bibcode:2015arXiv150608612M
  65. ^ Viebke, Andre; Pllana, Sabri; Benkner, Siegfried; Pllana, Sabri; Sandrieser, Martin; Bachmayer, Beverly (30 June 2015), The Potential of the Intel Xeon Phi for Supervised Deep Learning, arXiv:1506.09067, Bibcode:2015arXiv150609067V
  66. ^ a b Johan De Gelas (11 September 2012). "Intel's Xeon Phi in 10 Petaflops supercomputer". AnandTech. Retrieved 12 December 2012.
[edit]
Wikimedia Commons has media related to Intel MIC.

Category:Coprocessors Category:Intel Category:Intel microprocessors Category:Parallel computing Category:X86 microprocessors Category:Manycore processors

Retrieved from "https://en.wikipedia.org/w/index.php?title=User:Vivrax/Xeon_Phi&oldid=974054210"