Process–architecture–optimization model
 | You can help expand this article with text translated from the corresponding article in Chinese. Click [show] for important translation instructions.
|
Process–architecture–optimization is a development model for central processing units (CPUs) that Intel adopted in 2016. Under this three-phase (three-year) model, every microprocessor die shrink is followed by a microarchitecture change and then by one or more optimizations. It replaced the two-phase (two-year) tick–tock model that Intel adopted in 2006. The tick–tock model was no longer economically sustainable, according to Intel, because production of ever smaller dies becomes ever more costly.[1][2][3][4][5]
Roadmap
[edit]| Wave[6] | Process (die shrink) |
Architecture | Optimizations | Optional backport[7][8] | |||
|---|---|---|---|---|---|---|---|
| 1: 14 nm |
2014: Broadwell (5th gen) |
2015: Skylake (6th gen) |
2016: Kaby Lake (7th gen) |
2017: Coffee Lake (8th gen) |
2018: Coffee Lake Refresh (9th gen) |
2019: Comet Lake (10th gen) |
2021: Rocket Lake (11th gen, Cypress Cove) |
| References:[1][3][6][9] | |||||||
| 2: 10 nm (Intel 7) |
2018:[note 1] Cannon Lake (8th gen, Palm Cove) |
2019: Ice Lake (10th gen, Sunny Cove) |
2020: Tiger Lake (11th gen, Willow Cove) |
2021: Alder Lake (12th gen, Golden Cove) |
2022: Raptor Lake (13th gen) |
2023: Raptor Lake (14th gen) |
|
| References:[1][10][9][11][12] | |||||||
| 3: Intel 4 |
2023: Meteor Lake (14th gen) |
||||||
| References:[13] | |||||||
| 3: Intel 20A and Intel 18A |
2024: Arrow Lake (15th gen) |
2024: Lunar Lake (16th gen) |
|||||
| References [14] | |||||||
See also
[edit]- List of Intel CPU microarchitectures
- Tick–tock model
- Template:Intel processor roadmap
- Transient execution CPU vulnerability
Notes
[edit]- ^ Cannon Lake: only 1 CPU released, microarchitecture dumped 1.5 year later.
References
[edit]- ^ a b c Tick Tock On The Rocks: Intel Delays 10nm, Adds 3rd Gen 14nm Core Product "Kaby Lake". AnandTech. 16 July 2015.
- ^ Cutress, Ian. "Intel's 'Tick-Tock' Seemingly Dead, Becomes 'Process-Architecture-Optimization'".
- ^ a b eTeknix.com (23 March 2016). "Intel Ditches 'Tick-Tock' for 'Process-Architecture-Optimization' - eTeknix".
- ^ "Intel Tick-Tock Processor Model Replaced With Process-Architecture-Optimization - Legit Reviews". 23 March 2016.
- ^ "Intel 7th Gen Core: Process Architecture Optimization". 30 August 2016.
- ^ a b Intel Launches 7th Generation Kaby Lake: 15W/28W with Iris, 35-91W Desktop and Mobile Xeon - 03 January 2017.
- ^ Cutress, Dr Ian. "Intel's Manufacturing Roadmap from 2019 to 2029: Back Porting, 7nm, 5nm, 3nm, 2nm, and 1.4 nm". www.anandtech.com. Retrieved 2021-03-15.
- ^ December 2019, Arne Verheyde 11 (11 December 2019). "Intel Process Roadmap Shows 1.4nm in 2029, Two-Year Cadence (Updated)". Tom's Hardware. Retrieved 2021-03-15.
{{cite web}}: CS1 maint: numeric names: authors list (link) - ^ a b Intel’s Path to 10nm: 2010 to 2019 - 25 January 2019
- ^ Intel's 10nm Cannon Lake and Core i3-8121U Deep Dive Review - 25 January 2019.
- ^ Intel Raptor Lake's rumoured 24 cores could crush multi-threaded applications - 11 June 2021.
- ^ Cutress, Ian (26 July 2021). "Intel's Process Roadmap to 2025: with 4nm, 3nm, 20A and 18A". www.anandtech.com.
- ^ Meteor Lake, Intel's first 7nm CPU, to tape in before July this year and release in 2023 - 23 March 2021.
- ^ "Intel Client & Server CPU Roadmap Updates: Meteor Lake In 2023, 20A & 18A Powered Xeons & Core Chips Beyond 2024". Wccftech. 17 February 2022. Retrieved 2022-02-17.
 | This computer hardware article is a stub. You can help Wikipedia by expanding it. |