Talk:NMOS logic
This article is rated Start-class on Wikipedia's content assessment scale. It is of interest to the following WikiProjects: | |||||||||||
|
This article links to one or more target anchors that no longer exist.
Please help fix the broken anchors. You can remove this template after fixing the problems. | Reporting errors |
should i extend this to cover PMOS as well (and rename it as such), since the two are essentially a mirror image of each other it would seem like a good fit to describe them together. Plugwash 23:59, 14 March 2007 (UTC)
The NOR diagram can only work if those are enhancement mode n-channel MOSFETs. If they are depletion mode mosfets, it won't work at all. Of course, this should be obvious to somebody who knows this already, but I assume the point of showing this is for people who don't. The schematic symbols are too generic to distinguish the difference.
The first diagram (at least) on this page uses some fairly non-standard and ambiguous images for NMOS transistors. It would be nice to have such a schematic that used the IEEE standard symbols. gleblanc 04:58, 12 August 2007 (UTC)
- My feeling is that they can stay separate. PMOS logic was used earlier, and then pretty much superseded by NMOS. I suspect that, and other changes along the way, is enough reason for a separate discussion. Gah4 (talk) 18:22, 1 May 2017 (UTC)
Transistor count
[edit]For another page discussing an NMOS chip, there is disagreement on transistor count. As I don't know anyplace else to ask, is it usual when counting transistors in NMOS logic to include the depletion mode transistors that are actually used as resistors? Gah4 (talk) 18:24, 1 May 2017 (UTC)