Draft:ARM Cortex-X925
Submission declined on 22 October 2024 by SafariScribe (talk). This submission is not adequately supported by reliable sources. Reliable sources are required so that information can be verified. If you need help with referencing, please see Referencing for beginners and Citing sources.
Where to get help
How to improve a draft
You can also browse Wikipedia:Featured articles and Wikipedia:Good articles to find examples of Wikipedia's best writing on topics similar to your proposed article. Improving your odds of a speedy review To improve your odds of a faster review, tag your draft with relevant WikiProject tags using the button below. This will let reviewers know a new draft has been submitted in their area of interest. For instance, if you wrote about a female astronomer, you would want to add the Biography, Astronomy, and Women scientists tags. Editor resources
|
This article provides insufficient context for those unfamiliar with the subject.(July 2023) |
The ARM Cortex-X925 is a high-performance CPU core from Arm, released in 2024 as part of Arm's "total compute solution." It serves as the successor of ARM Cortex-X4. X-series CPU cores generally focus on high performance, and can be grouped with other ARM cores, such as ARM Cortex-A725 or/and ARM Cortex-A520 in a System-on-Chip (SoC).
General information | |
---|---|
Launched | 2024 |
Designed by | ARM Ltd. |
Performance | |
Address width | 40-bit |
Cache | |
L1 cache | 128 KiB (64 KiB I-cache with parity, 64 KiB D-cache) per core |
L2 cache | 512–3072 KiB per core |
L3 cache | 512 KiB – 32 MiB (optional) |
Architecture and classification | |
Microarchitecture | ARM Cortex-X925 |
Instruction set | ARMv9.2-A |
Physical specifications | |
Cores |
|
Products, models, variants | |
Product code name |
|
Variant | |
History | |
Predecessor | ARM Cortex-X4 |
Architecture changes in comparison with ARM Cortex-X3
[edit]The processor implements the following changes:
- Decode width: 10
- Rename / Dispatch width: 10
- Reorder buffer (ROB): 768 entries (increased from 384)
- Up to 3 MiB of private L2 cache (increased from 2 MiB)
- DSU-120
- Up to 14 cores (up from 12 cores)
- Up to 32 MiB of shared L3 cache
- ARMv9.2
References
[edit]https://fuse.wikichip.org/news/7761/arm-launches-next-gen-flagship-cortex-x925/