User:Gluo88/PCI Express configuration space
 | This is not a Wikipedia article: It is an individual user's work-in-progress page, and may be incomplete and/or unreliable. For guidance on developing this draft, see Wikipedia:So you made a userspace draft. Find sources: Google (books · news · scholar · free images · WP refs) · FENS · JSTOR · TWL |
PCI Express configuration space ... PCI Express configuration space contains two portions
• 256-byte PCI Compatible Configuration space header (0x00 - 0xFF)
-- (0x00 - 0x3F). The first 64 bytes every PCI device must support. The first 16 bytes are the same for all PCIe devices. -- PCI Compatible Device Specific Configuration Space (0x40 to 0xFF). Just above the 64-byte PCI compatible configuration header (0x40 to 0xFF).
• PCIe Extended Config Space (0x100 - 0xFFF).
-- specific to PCIe.
References
[edit]See also
[edit]External links
[edit]- PCI Vendor and Device Lists
- The PCI ID Repository, a project to collect all known IDs
- [1], Description of IO Port usage for PCI configuration
- [2], linux kernel header file with configuration space register definitions