Talk:Memory controller

Computing Low‑importance

	This article is within the scope of WikiProject Computing, a collaborative effort to improve the coverage of computers, computing, and information technology on Wikipedia. If you would like to participate, please visit the project page, where you can join the discussion and see a list of open tasks.ComputingWikipedia:WikiProject ComputingTemplate:WikiProject ComputingComputing articles
Low	This article has been rated as Low-importance on the project's importance scale.
	This article is supported by Computer hardware task force (assessed as Mid-importance).

Integrated memory controller

Some CPU's have an integrated memory controller on the CPU die, this reduces the latency caused by a memory controller running at bus speed only, right?

I think the CPU's on AM2 has integrated memory controller, but Conroe dont. Having a memory controller on the CPU dies makes it have a higher TDP but reduces latency.

Conroe (Core 2 processors in general) don't have integrated memory controllers, but as stated, the latency is higher because of this (and integrated memory controllers don't really increase the TDP by that much, as CMOS/SiGe circuits typically don't draw power when not being used, and the memory controller can be selectively turned off when not needed). On-die memory controllers reduce latency by reducing the amount of stages necessary to access the memory, Intel paradigm being CPU-(bus latency)->North Bridge-(bus latency)->Memory-(bus latency)->North Bridge-(bus latency)->CPU; AMD paradigm being CPU-(bus latency)->Memory-(bus latency)->CPU. Then again, this is a big design contention between AMD and Intel, as most Intel engineers believe the best way to aleviate latency is larger on-chip caches (which is why you see Monticeto's 1.7 billion transistors (of which more than half are cache) and the Core 2's 4MB of L2), which alias main memory, whereas AMD engineers believe lowering the latency is the better way (which allows AMD to use a much smaller cache size). This design point is interesting now with newer CPU designs, because chips like the AMD Athlon 64 need to use the bus (HyperTransport, which is decidedly quite fast, but still latent) to keep cache coherent, whereas Intel chips can use their onboard Advanced Smart Cache (which is really one cache that is accessible by both CPU cores) and avoid the bus altogether (less latent). (in case that whole schpeal left you wondering: AMD took a page out of Intel's book by using a better bus, Intel took a page from AMD's playbook by skipping the bus altogether).70.35.227.160 15:32, 24 July 2006 (UTC)[reply]

Where can one buy a memory controller?

I have managed to destroy a memory controller on my motherboard and am trying to locate one... how does one determine what is needed and where do you buy it? 71.204.61.77 18:57, 3 March 2007 (UTC)[reply]

https://www.icdrex.com/atmega4809-afr-microcontroller-pinout-datasheet-and-features/ 199.230.105.54 (talk) 02:27, 1 July 2024 (UTC)[reply]

Memory Management Unit vs. Memory Controller

Is a Memory Management Unit the same thing as a Memory Controller? Or on a given motherboard can both be found? I'm wondering since there are wikipedia entries for both "Memory Controller" and "Memory Management Unit." Neither entry seems to reference the other. Firefly 15:51, 22 July 2007 (UTC)[reply]

Memory Management Unit is not the same as Memory-Controller. Baransam 00:12, 7 November 2007 (UTC) Yes.[reply]

What exactly is the difference? This article's lead says an MMU is a type of memory controller. The body gives a single example of an enhanced memory controller with additional security features. Memory management unit has an unannotated link to this article. The lead over there says the primary function of the MMU is virtual addressing but that the MMU does other stuff including memory protection, cache control, bus arbitration and bank switching. ~Kvng (talk) 15:00, 11 July 2022 (UTC)[reply]

Integrated memory controller vs. nothbridge

In the article is stated that having nortbridge will allow to use same cpu on newer motherboards. Yes it is possible, but will old CPU benefit from new speed? My opinion is that integrating memory management in CPU benefits more than having faster memory (do not forget that faster memory usually have higher latency). --Foxb (talk) 11:35, 12 August 2008 (UTC)[reply]

External links modified (January 2018)

Hello fellow Wikipedians,

I have just modified one external link on Memory controller. Please take a moment to review my edit. If you have any questions, or need the bot to ignore the links, or the page altogether, please visit this simple FaQ for additional information. I made the following changes:

Added archive https://web.archive.org/web/20110929024052/http://www.kingston.com/newtech/MKF_520DDRwhitepaper.pdf to http://www.kingston.com/newtech/mkf_520ddrwhitepaper.pdf

When you have finished reviewing my changes, you may follow the instructions on the template below to fix any issues with the URLs.

This message was posted before February 2018. After February 2018, "External links modified" talk page sections are no longer generated or monitored by InternetArchiveBot. No special action is required regarding these talk page notices, other than regular verification using the archive tool instructions below. Editors have permission to delete these "External links modified" talk page sections if they want to de-clutter talk pages, but see the RfC before doing mass systematic removals. This message is updated dynamically through the template {{source check}} (last update: 5 June 2024).

If you have discovered URLs which were erroneously considered dead by the bot, you can report them with this tool.
If you found an error with any archives or the URLs themselves, you can fix them with this tool.

Cheers.—InternetArchiveBot (Report bug) 15:28, 25 January 2018 (UTC)[reply]