Jump to content

PIIX

From Wikipedia, the free encyclopedia
(Redirected from PIIX3)

PCI IDE ISA Xcelerator (PIIX), also known as Intel 82371, is a family of Intel southbridge microchips employed in some Intel chipsets. x86 virtualization implementations often support emulations of various PIIX-based chipsets.

Versions

[edit]

PIIX

[edit]

The PIIX integrated an IDE controller with two 8237 DMA controllers, the 8254 PIT, and two 8259 PICs and a PCI to ISA bus bridge. It was introduced with the 430FX Triton chipset in 1995.[1] The mobile version was introduced with the 430MX mobile Triton chipset.

The following variations existed:

  • 82371FB (PIIX)
  • 82371MX (MPIIX) Mobile

PIIX3

[edit]

The PIIX3 introduced a USB 1.0 controller and support for an external I/O APIC. It was used with the 430HX and 430VX Triton II and 440FX northbridges.

The following variations existed:

  • 82371SB (PIIX3)
[edit]

PIIX4

[edit]

The PIIX4 introduced ACPI support, an improved IDE controller with Ultra DMA/33 support, and an integrated MC146818 style RTC and CMOS controller. It was used with the 430TX and the 440LX Balboa northbridges. The PIIX4E updated the ACPI support. It was mainly used in 440BX and 440GX chipsets but 440EX, 440ZX, and 450NX chipsets also employed it. The mobile version was used in 440BX and 440ZX-M chipsets.

The following variations existed:

  • 82371AB (PIIX4) Base
  • 82371EB (PIIX4E) Enhanced
  • 82371MB (PIIX4M) Mobile

PIIX5

[edit]

This seems to be a reference to the Itanium 460GX I/O and Firmware Bridge (IFB) chipset component which has been referred to as 82372FB (PIIX5),[2][3] 82468FB,[4] and finally FW82468GX (IFB).[4]

See also

[edit]

References

[edit]
  1. ^ "Chipsets For P5 Pentium Class". Retrieved 2011-03-03.
  2. ^ Intel Entry Storage System SS4000-E (PDF)
  3. ^ #488452 - busy loop while initializing int10 on itanium - Debian Bug report logs
  4. ^ a b Intel 460GX Chipset Specification Update, archived from the original on 2017-03-23