English: Schematic of a junction FET Clapp oscillator. It uses a capacitive voltage devider C1, C2, an inductance L1 and a variable capacitor C0 in its LC circuit. The FET uses common drain topology. Output frequency is 10MHz.
The person who associated a work with this deed has dedicated the work to the public domain by waiving all of their rights to the work worldwide under copyright law, including all related and neighboring rights, to the extent allowed by law. You can copy, modify, distribute and perform the work, even for commercial purposes, all without asking permission.
http://creativecommons.org/publicdomain/zero/1.0/deed.enCC0Creative Commons Zero, Public Domain Dedicationfalsefalse